pandeyps/verilog
1
0
Fork 0
mirror of https://github.com/pandey-ps/verilog.git synced 2026-10-06 12:42:48 +05:30
Code Issues Projects Packages Wiki Activity Actions
No description
25 commits 1 branch 0 tags 38 KiB
Find a file
Exact
Prashant Pandey 692fd20fda readme
2026-04-25 17:49:32 +05:30
adders full adder 2026-03-16 17:59:06 +05:30
comparison 4bit magnitude comparator 2026-03-23 19:12:22 +05:30
counters up-down counter 2026-03-24 18:34:54 +05:30
flip flops T Flip Flop 2026-03-24 01:21:59 +05:30
gates XNOR Gate 2026-03-24 18:22:09 +05:30
latches SR Latch 2026-03-23 20:14:53 +05:30
parity vector notation 2026-03-16 19:17:46 +05:30
registers N bit register 2026-03-24 18:33:55 +05:30
routing demultiplexer 2026-03-21 21:07:43 +05:30
selection decoder: 2to4 2026-03-23 19:07:53 +05:30
README.md readme 2026-04-25 17:49:32 +05:30

README.md